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Abstract- This paper proposes a general physics-based model for 
identifying the parasitic capacitance in medium-voltage (MV) 
filter inductors, which can provide analytical calculations without 
using empirical equations and is not restricted by the geometrical 
structures of inductors. The elementary capacitances of the MV 
inductor are identified, then the equivalent capacitances between 
the two terminals of the inductor are derived under different 
voltage potential on the core. Further, a three-terminal equivalent 
circuit, instead of the conventional two-terminal equivalent 
circuit, is proposed by using the derived capacitances. Thus, the 
parasitic equivalent capacitance between the terminals and core 
are explicitly quantified. Experimental measurements for 
parasitic capacitances show a good agreement with the theoretical 
calculations.  
Index terms- Physics-based modeling, parasitic capacitance, 
medium-voltage, filter inductors, three-terminal equivalent circuit. 
I.  INTRODUCTION 
With the recent advancements of the Silicon Carbide (SiC) 
technology, the blocking voltage of SiC Metal-Oxide-
Semiconductor Field-Effect Transistor (MOSFET) devices has 
been increased to 10 kV and 15 kV [1], which brings several 
benefits to the medium-voltage (MV) power converters, such as 
a simpler circuit topology [2], [3], and lower turn-on and turn-
off switching energy dissipation than in Si devices [4]. 
Due to the faster switching behavior (higher dv/dt) of SiC 
MOSFET devices, the parasitic capacitances of MV converter 
systems are of significant concern [5]. The adverse effects of 
parasitic capacitances on the converter operation are recently 
revealed, e.g., the transient heatsink-grounding current [6], the 
drain current oscillations caused by power modules [7]-[9], and 
the common-mode current in the gate drivers [10], [11]. It has 
been shown that the parasitic capacitance of MV filter inductors 
can bring large spikes to the drain current and the load current 
[12], [13], which can be three times larger than the nominal load 
current [13], and consequently deteriorate electromagnetic 
interference issues [14] and accelerate the aging of power 
modules [15]. 
The modeling and analysis of parasitic capacitances in the 
MV converter filters have also attracted increasing attention. 
The physics-based modeling methods, which are based on the 
geometrical structures of inductors, are widely applied to 
calculate the parasitic capacitance of filter inductors. Those 
methods can be broadly categorized into two groups: i) Finite 
element methods (FEM); ii) Analytical modeling methods.  
The FEM models have better accuracy than the analytical 
models. In those models, the commonly used FEM-based 
software, e.g., ANSYS and COMSOL, are first used to extract 
the parasitic electrical parameters of components by means of a 
2-dimensional or a 3-dimensional computer-aided design 
(CAD) tool [16], and then, the RLC matrix can be exported at 
certain frequencies [17]. Although convenient, this method has 
two restrictions: 1) it is time-consuming if the components have 
complex structures; 2) it is hard to derive design-oriented 
insights that can map the geometrical parameters to parasitic 
RLC parameters. 
It is therefore of interest to develop the analytical modeling 
methods for calculating the parasitic capacitance of inductors, 
which is computationally more efficient and applicable for the 
model-based design and optimization when compared to the 
FEM-based alternatives [18]. Analytical modeling methods are 
capable of fully characterizing the capacitive couplings in 
inductors. Two approaches have been reported to derive the 
analytical models.  
The first approach is based on the energy-conservation 
modeling [18]-[22], which is developed by assuming the equal 
voltage drops across the windings and using the energy-
conservation law. A relative capacitance of the two adjacent 
planes between the two terminals of inductors can be derived, 
which is, however, dependent on the capacitance when the two 
adjacent planes are completely disconnected [19]. The 
empirical equations are therefore widely used for deriving the 
capacitance when the two adjacent planes are disconnected 
[19]-[22]. Yet, the empirical equations are not precise when the 
geometrical structure of inductors is complex, and hence it is 
important to compensate for the errors. For that purpose, an 
improved model with equivalent relative permittivity is recently 
reported in [18]. However, the improved model is still not a 
general modeling method for inductors with complex geometric 
structure. 
The second method is based on the lumped-circuit modeling 
which is, in theory, based on the charge-conservation law and 
the equivalent circuit network [23]-[28]. The circuit network is 
composed by multiple capacitances, where each capacitance 
can be theoretically calculated based on the charge-
conservation law and the geometrical structure [23]. Although 
intuitive, the computation burden of this approach increases 
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with the rising complexity of the equivalent circuit network. In 
case that the geometrical structure of the inductor winding is 
simple, the explicit analytical equation of overall capacitance 
between the two terminals of the inductor can be readily 
derived, based on the symmetry of the circuit without 
considering inductive effects [23]. However, when the 
geometrical structure is complex, or the inductive effects are 
considered, it is difficult to simplify the circuit network into the 
explicit analytical equations. It is therefore necessary to solve 
the circuit by using matrix-based calculators [27] and circuit-
based simulators [28].  
A common restriction of the previous analytical models is the 
two-terminal circuit assumption, which is merely valid for 
calculating the parasitic capacitance of inductors with a floating 
core. Yet, the same does not apply to inductors with a grounded 
core, since the inductor should be represented by a three-
terminal equivalent circuit. The IEEE Std. C57.12.01 requires 
to ground the frame and core of high-power dry-type 
transformers [29] such that the extra common-mode current 
injection can be observed [30], and thus the couplings between 
terminals and core cannot be neglected. Although there are no 
specific standards on the grounding requirements for high-
power filter inductors, their frame and core are usually 
grounded in practice due to the safety requirements. Especially 
for the MV inductors, the potential of the core can float with 
high value if not grounded, due to the high voltages at the dc 
link and ac grid side.  
Two major challenges can therefore be identified from the 
prior art, which are summarized as follows  
• The energy-conservation modeling is constrained by 
the accuracy of the used empirical equations, while the 
lumped-circuit modeling is limited by the computation 
burden. 
• The two-terminal equivalent circuit is inadequate for 
modeling inductors with grounded cores, where the 
capacitive couplings between two terminals and the 
ground cannot be overlooked. 
To address these challenges, this paper proposes a physics-
based modeling approach, where instead of directly using 
empirical equations as in [19], the inductor is modeled first as a 
circuit network of elementary capacitances, which are then 
lumped as total capacitances between inductor terminals by 
using the energy-conservation principle. Thus, a more general 
and computationally efficient modeling procedure than the 
conventional approaches is obtained. Further, based on the 
lumped capacitances of inductors, a three-terminal equivalent 
circuit, considering three different core potentials, is developed, 
which not only enables to characterize the capacitive couplings 
between terminals and ground when the core is grounded, but 
can also be readily adapted to inductors with floating cores. The 
calculations of parasitic capacitance of the researched inductor 
by using the proposed modeling method have been verified 
experimentally.  
II. CAPACITIVE COUPLINGS IN MV INDUCTORS 
A MV filter inductor is given as an example in this paper. 
The MV inductor is designed for a 5 kHz 2-level voltage source 
converter based on SiC MOSFETs with 4.16 kV line-to-line 
voltage and 6 kV dc-link voltage.  
Two U-type amorphous cores are used for the magnetic 
loop with a 2 mm air gap in between. Due to the high inductance 
of the required filter inductor, the dual windings are designed 
with a 3-layer structure, which can increase the power density 
of the filter inductor. There is 63 turns in each layer. With 189 
turns of a single winding, a 30 mH inductance is achieved with 
the dual windings. The inductor is designed to the rated RMS 
current of 8 A. 
Three schematics of the MV inductor are shown in Fig. 1 
to illustrate the physical structure. Fig. 1 (a) is the CAD model 
of the designed MV 30 mH inductor. Fig. 1(b) is the horizontal 
cross-section view of the designed inductor. Fig. 1(c) is the 
vertical cross-section view of one of the dual windings of the 
designed inductor. As can be seen, some spacers are added 
between two adjacent layers to provide an extra distance for 
reducing the equivalent parasitic layer-to-layer capacitance. 
Bobbins are added between the inner layer and core for 
insulating the core and windings. The key parameters of the 
physical structure of the inductor are listed in Table I. 
Table I. Key parameters of the MV inductor 
Description Symbol Value 
Diameter of the cable d0 1.4 mm 
Length of the air gap between the bobbin 
and core 
p1 0.75 mm 
Thickness of the bobbins between the 
inner layer and core 
d1 2 mm 
Length of the air gap between two 
adjacent layers 
p2 5.7 mm 
Average length of the air gap between 
two turns in the same layer 
p3 0.45 mm 
Height of the windings h 11.9 cm 
Width of the spacers between two 
adjacent layers 
wb 4.8 mm 
Length of the outer layer per turn l1 24.7 cm 
Length of the middle layer per turn l2 22.2 cm 
Length of the inner layer per turn l3 19.7 cm 
Average length of per turn for three 
layers 
l 22.2 cm 
Average length of the air gap between the 
two windings 
p4 3 mm 
Number of turns of per layers n 63 
Number of layers m 3 
Number of the winding w 2 
Total inductance L 30 mH 
Equivalent inductance per turn L1 0.079 mH 
The values for the relative permittivity of the materials are 
listed in Table II, which are identified from the datasheet.  
The cables for windings are selected as DAMID 200 [31]. 
The coating material of the cables is THEIC-modified polyester. 
The bobbins are selected as UI/120/41 for c-type cores [32]. 
The material of bobbin is Durethan BKV 30 H3, which is based 
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on polyamide 6 with 30% glass-reinforced [33]. The spacers 
between two adjacent layers are manufactured by using the 
same material as bobbins. The relative permittivity of polyester 
is between 2.8-4.5 [34]. Therefore, the average value 3.7 is used 
in this paper. 
TABLE II. RELATIVE PERMITTIVITY OF THE MATERIAL 
Description Symbol Value 
The permittivity of the bobbins [33] εb 4.0 
The permittivity of the coating of 
cables [34] 
εr 3.7 
 (average value) 
The permittivity of vacuum [35] ε0 8.82×10-12 F/m 
The capacitive couplings in this inductor are identified as 
follows: 
• The turn-to-turn capacitive coupling contributed by 
the voltage potential difference between two neighbor 
turns in the same layer. 
• The layer-to-layer capacitive coupling resulted from 
the voltage potential difference between two neighbor 
turns at different layers. 
• The layer-to-core capacitive coupling caused by the 
voltage potential differences between the inner layer 
and the core. 
 
Fig. 1 Schematics for deriving geometrical parameters of the MV inductor. (a) CAD model and capacitive couplings. (b) Cross section A 
(horizontal cross section) . (c) Cross section B (vertical cross section). 
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• The winding-to-winding capacitive coupling resulted 
from the voltage potential differences between the two 
windings. 
III. CONVENTIONAL ANALYTICAL MODELING METHODS 
This section reviews two commonly used analytical 
modeling methods, and the constraints for calculating the 
parasitic capacitance of the researched MV filter inductor are 
highlighted. 
A. Lumped-circuit modeling method 
Based on [23]-[26], the lumped-circuit modeling method is 
used for characterizing the parasitic capacitance of the 
researched inductor. 
The turn-to-turn, layer-to-layer, and winding-to-winding 
capacitive couplings can be decomposed into elementary turn-
to-turn capacitances, since all of them can be represented by the 
voltage potential difference between the two turns. The bobbins 
(spacers) can be used between two adjacent layers, and hence, 
the elementary turn-to-turn capacitance with and without 
bobbins needs to be considered, respectively. In contrast, the 
layer-to-core capacitive coupling is composed of multiple 
elementary turn-to-core capacitances. Since the bobbins are 
always used in high-power inductors, only the elementary turn-
to-core capacitance with bobbins is derived. 
Therefore, three elementary capacitances of the researched 
MV inductor are developed, which are given in Fig. 2. rc and r0 
are the radii of the conductor, and turn including coating. p and 
pc are the lengths of the air gap between two turns for 
calculating elementary turn-to-turn and turn-to-core 
capacitance. lb1 and lb2 are the thickness of the two different 
bobbins. Θ is the elementary angle. 
In Fig. 2, Cc(θ) is the elementary coating capacitance, Cg1(θ), 
Cg2(θ), and Cg3(θ) are the elementary air capacitances. Cb1(θ) 
and Cb2(θ) are the elementary bobbin capacitances, Ccore is the 
elementary core capacitance. 
The derived equations for representing the elementary turn-
to-turn capacitances without bobbins Cele_turn-to-turn of Fig .2(a) 
are shown in (1). ε0 and εr are the permittivity of vacuum and 
coating, respectively. 
0
c
0
c
0 0
g1
0
ele_turn-to-turn c g1 c
( )
In
( )
2 (1 cos )
1 1 1 1
=
( ) ( ) ( ) ( )
rdC d
r
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p r
dC dC dC dC
 
 

 

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=
=
+ −
+ +
   (1) 
Therefore, the integrated elementary capacitance C’ele_turn-to-
turn between two neighbor turns in Fig. 1(a) can be represented 
as (2), where the integrated angle is from [-π/2, π/2] [24]. 
2
ele_turn-to-turn ele_turn-to-turn
2
= ( )C dC

 
−
                     (2) 
Similarly, the integrated elementary turn-to-turn capacitance 
with bobbins C’ele_turn-to-turn_wb and turn-to-core capacitance 
C’ele_turn-to-core_wb are derived. 
By using the integrated elementary capacitance, the 
equivalent circuit of the parasitic capacitive couplings of the 
researched inductor can be constructed. 
 
(a) 
 
(b) 
 
(c) 
Fig. 2 Elementary capacitances of the researched inductor. a) Turn-
to-turn capacitance without bobbins; b) Turn-to-turn capacitance with 
bobbins; c) Turn-to-core capacitance. 
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However, the explicit analytical equation of parasitic 
capacitance cannot be identified in this application, since the 
mathematical induction methods reported in [23]-[25] are only 
valid for the inductors with simple geometrical structures, 
where the researched MV inductor has a three-layer and double-
winding structure.  
B. Energy-conservation modeling method 
The parasitic capacitance between two adjacent planes can 
also be described by using the stored electrical-field energy 
[18]-[22]. The voltage potential on the plane is assumed to be 
linearly distributed. 
With using this theory, the lumped turn-to-turn capacitance 
of m-layer cable with n-turns per layer, which is presented in 
Fig. 3, can be derived as (5) for two windings. V1 is the voltage 
potential at the first turn, where V2 is the voltage potential at the 
last turn. n is the number of turns in one layer, m is the number 
of layers. 
 
Fig. 3 Schematic of multiple turns within a winding 
eq_turn to turn eq_ turn-to-turn_dis2
1
2
( )
nm
C C
nm
− −
−
=                (5) 
where Ceq_turn-to-turn_dis is the capacitance between two adjacent 
turns when disconnected. The detailed derivations are attached 
in Appendix a). 
In Fig. 4, the lumped winding-to-winding capacitance is 
addressed, where the equation is presented in (6). In this case, 
only the region within P1P2P3P4 is assumed to store the 
electrical field energy between the two windings. 
 
Fig. 4 Schematic of the two windings 
2 2
1 2 1 2
eq_winding-to-winding_dis2
2
eq_winding
1
_to_winding
( )
3 (V -V )
v v v v
C
nm
C
 + + 
=            
(6) 
where Ceq_winding-to-winding_dis is the capacitance between the two 
adjacent windings of P1P3 and P2P4 when disconnected. The 
voltage potential between P1 and P2 is Δv1, where the voltage 
potential between P3 and P4 is Δv2. The detailed derivations are 
attached in Appendix b). 
Similarly, the lumped layer-to-layer capacitance shown in 
Fig. 5 is derived as (7). 
eq_layer-to-layer eq_ layer-to-layer_dis
4( 1)
3
m
C C
m
−
=                (7) 
where Ceq_layer-to-layer_dis is the capacitance between the two 
adjacent layers when disconnected. The detailed deviations are 
attached in Appendix c). 
Lastly, the lumped layer-to-core capacitance between the 
inner layer and core shown in Fig. 5 is calculated as (8) for two 
windings, where the core is assumed to be floating in this case. 
eq_layer to core1 eq_layer to core_dis2
1
12
C C
m
− − − −=           (8) 
where Ceq_layer-to-core_dis is the intermediate capacitance between 
the inner layer and core. The detailed derivations are attached 
in Appendix d). 
 
Fig. 5 Schematic of multiple layers and a core within a winding 
The total lumped capacitance can be calculated as the sum of 
(5)-(8). Generally, the intermediate capacitance Ceq_turn-to-turn_dis, 
Ceq_winding-to-winding_dis, Ceq_layer-to-layer_dis, and Ceq_layer-to-core_dis can 
be derived by using the empirical equations in [19]. 
However, the empirical equations will introduce significant 
errors when the geometrical structure of inductors is complex 
since it is not a general solution for deriving the intermediate 
capacitances. Besides, this method is derived based on the 
assumption that the core is floating. Therefore, it can not 
characterize the parasitic coupling between terminals and 
ground when the core is grounded. 
IV. PROPOSED ANALYTICAL MODELING METHOD 
The step-by-step modeling processes of the proposed 
analytical modeling method are given in Fig. 6.  
In Fig. 6, Step 1) - 4) can be obtained by using the previous 
modeling methods introduced in Section III. The processes of 
Step 5) - 9) are given in detail as follows. 
A. Step 5) Deriving the intermediate lumped capacitances 
when adjacent planes are disconnected  
Fig. 7(a) is the equivalent circuit of the capacitive coupling 
between two neighbor turns with elementary capacitance and 
inductance, where the two neighbor turns are assumed to be 
disconnected. The equivalent circuit in Fig. 7(a) is simplified as 
Fig. 7(b). The impedance of the submodule is given as (9). 
AB ele_turn-to-turn
eq_turn-to-turn_wb_dis
1
C
Z j L
j


= +         (9) 
For frequencies much smaller than the characteristic 
frequency, the submodule is simplified into a single capacitor, 
which is given as (10). 
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Fig. 6 A flowchart for the proposed physics-based modeling method 
 
 
                                             (a)                                                                              (b)                                                                  (c)                                  
Fig. 7 Parasitic capacitance between two neighbor turns. a) Equivalent circuit; b) A simplification of the equivalent circuit; c) Equivalent circuit when 
frequency is much smaller than the characteristic frequency 
Step 1: Identifying capacitive couplings in inductors  
Step 3: Deriving elementary capacitances with physics-based model
Step 4: Representing capacitive couplings in inductors by a complex circuit network 
of elementary capacitances
Step 2: Decomposing capacitive couplings by elementary capacitances  
Step 5: Deriving intermediate lumped capacitances when adjacent planes are disconnected 
Step 6: Deriving lumped capacitances between two adjacent 
planes when adjacent planes are connected (excluding the core)
Step 7: Deriving lumped capacitances between inner layer 
and core under the different core potentials
Case 1: Core is floating
Case 2: Core is connected to the terminal closed to the 
outer layer 
Case 3: Core is connected to the terminal closed to the 
inner layer 
Step 8: Deriving total lumped capacitances between two terminals under the different core potential
Case 1: Core is floating
Case 2: Core is connected to the terminal closed to the outer layer 
Case 3: Core is connected to the terminal closed to the inner layer 
Step 9: Deriving a three-terminal equivalent circuit to represent the inductor with considering the ground effects
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L


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      (10) 
Therefore, the equivalent circuit can be simplified as Fig. 
7(c), which is represented by a single capacitor. Then the 
intermediate lumped capacitance between two neighbor turns 
when disconnected can be presented as  
eq_turn-to-turn_dis eq_turn-to-turn_wb_dis
turn ele_turn-to-turn1
C n C
l C
= 
= 
               (11) 
where lturn is the length of a single turn. 
The equivalent circuit between two neighbor layers is 
presented in Fig. 8, where partial layers (red region in Fig. 8) 
are inserted with bobbins in between. The width of the bobbin 
is labeled as wb, where the width of a layer is labeled as h. L1 is 
the equivalent inductance per turn. 
 
Fig. 8 Equivalent circuit of the parasitic capacitance 
 between two layers 
The equivalent capacitances per turn with and without layers 
are given as (12). Where, x is the ratio of turns that have bobbins 
between the adjacent layers, and y is the ratio of turns that only 
have air between the adjacent layers. 
eq_turn-to-turn2_dis ele_turn-to-turn2 turn
eq_turn to turn2_wb_dis ele_turn-to-turn2_wb turn
C C l x
C C l y− −
=  
=  
     (12) 
Here x = wb/h and y = 1-wb/h. 
Similarly, the intermediate lumped capacitance between the 
two layers when disconnected is obtained as (13) when the 
frequency is much smaller than the characteristic frequency. 
eq_layer-to-layer_dis eq_turn to -turn2_dis eq_turn to turn2_wb_dis
1 eq_turn-to-turn2_dis 1 ele_turn-to-turn2_wb_dis
1 eq_turn-to-turn_dis
( ),
1 1
 min ,
2 2
1
               ,
2
C n C C
f
L C L C
L C
 

− − −=  +






(13) 
The equivalent circuit between the inner layer and the core is 
presented in Fig. 9. The equivalent capacitance per turn 
between the inner layer and core is presented as (14). 
eq_turn to core_wb_dis ele_turn to core _wb turnC C l− − − −=             (14) 
 
Fig. 9 Equivalent circuit of the parasitic capacitance  
between the inner layer and core 
The intermediate lumped capacitance between the inner layer 
and core when disconnected is obtained as (15) when the 
frequency is much smaller than the characteristic frequency. 
eq_layer to core_dis eq_turn to core _wb_dis
1 eq_turn-to-turn_dis 1 eq_turn-to-core_wb
,  
1 1
 min ,
2 2
C n C
f
L C L C 
− − − −= 
 
 
  
  (15) 
The equivalent circuit between the two windings is presented 
in Fig. 10. The equivalent capacitance per turn between the two 
windings is presented as (16). 
eq_turn-to-turn3_dis ele_turn-to-turn3 turnC C l=                   (16) 
The intermediate capacitance between the two windings 
when disconnected is presented as (17) when the frequency is 
much smaller than the characteristic frequency. 
eq_ wingding-to-winding_dis eq_turn to -turn3_dis
1 eq_turn-to-turn3_dis 1 eq_turn-to-turn_dis
,
1 1
for  min ,
2 2
C n C
f
L C L C 
−= 
 
 
  
(17) 
The obtained intermediate capacitances will be further used 
in the following derivations. 
 
Fig. 10 Equivalent circuit of the parasitic capacitance 
 between two windings 
B. Step 6) Deriving lumped capacitances between two 
adjacent planes when adjacent planes are connected 
(excluding the core) 
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In this step, the adjacent planes are connected, and thus the 
voltage potential on each plane is assumed to be linearly 
distributed. With the intermediate lumped capacitance obtained 
in Step 5), the energy stored in the electric field of two 
connected adjacent planes can be derived, which is then used to 
calculate the lumped capacitance seen from terminals of planes, 
based on the former derivations by using the energy-
conservation law. 
• The total lumped turn-to-turn capacitance is calculated 
in (5) by substituting (11). 
• The total lumped winding-to-winding capacitance is 
given in (6) by substituting (17). This method is also 
adapted to the inductors with multiple windings.  
• The total lumped layer-to-layer capacitance is given in 
(7) by substituting (13). 
C. Step 7) Deriving lumped capacitance between the inner 
layer and core under different core potentials 
Three cases of the inductor with three different voltage 
potentials on the core are analyzed. 
In this step, it is assumed that the voltage potential on the 
core is distributed equally. For the inductors with multi-layer 
winding structure, the terminal at the outer layer has less 
capacitive couplings to the core due to larger coupling distance, 
and hence the terminals at the inner layer and outer layer are 
characterized separately. The hot terminal and cold terminal are 
defined here, where the terminal closest to the inner layer is 
named as hot terminal, and the terminal closest to the outer layer 
is named as cold terminal. The voltage potential of the hot 
terminal is defined as V1, while the voltage potential of the cold 
terminal is defined as V2. 
The lumped capacitances between the inner layer and core 
are discussed in three cases below: 
• Case 1: The core is assumed to be floating. Then, the 
voltage potential on the core is equal and assumed to 
be the average value of the potential in the inner layer. 
The derived capacitance is already given as (8). 
• Case 2: The core is connected to the hot terminal, 
which is presented as Fig. 11(a). Since the voltage 
potential of the hot terminal is V1, the potential on the 
core is equal and clamped to V1. The derived equation 
is presented as (18). 
eq_layer to core2 eq_layer to core_dis2
1
2
3
C C
m
− − − −=           (18) 
• Case 3: The core is connected to the cold terminal, 
which is presented as Fig. 11(b). Since the voltage 
potential of the cold terminal is V2, the potential on the 
core is equal and clamped to V2. The derived equation 
is given as (19). 
2
eq_layer to core3 eq_layer to core_dis2
3 3 1
2
3
m m
C C
m
− − − −
− +
=     (19) 
(18) and (19) can be solved by substituting (15). The detailed 
derivation process of (18) and (19) is attached in Appendix d. 
 
(a) 
 
(b) 
Fig. 11 Schematic of the inner layer and core with different 
configurations. a) Case 2: core is clamped to the hot terminal; b) core 
is clamped to the cold terminal 
D. Step 8) Deriving total lumped capacitance between two 
terminals under different core potential 
Based on the energy-conservation law, the total lumped 
capacitances represent the total electrical field energy stored in 
the inductor, which is composed of the electric field energy 
stored in between neighbor turns, neighbor layers, neighbor 
windings, and the inner layer to core. Therefore, the total 
lumped capacitances Ctotal1, Ctotal2, and Ctotal3 between the two 
terminals of the inductor in the three cases are calculated as 
(20), which is a sum of the derived lumped turn-to-turn, layer-
to-layer, winding-to-winding, and layer-to-core capacitances. 
In (20), for the inductors with single-layer windings, the 
calculated total capacitances Ctotal2 and Ctotal3 should be the same 
due to the symmetrical structure. However, for the inductors 
with multi-layer windings, Ctotal2 and Ctotal3 are different due to 
the voltage potential difference between the inner layer and 
core, respectively. 
E. Step 9) Deriving total lumped capacitance between two 
terminals under different core potential 
Since the lumped total capacitance is dependent on three 
different core potentials, it is still not straightforward to 
understand the capacitive couplings between the two terminals 
and core, especially when the core is grounded. Therefore, a 
three-terminal equivalent circuit presented in Fig. 12(a) is 
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introduced to account for the couplings, which is based on the 
derived total lumped capacitances in three different cases.  
In the three-terminal equivalent circuit, the cold terminal of 
the inductor is represented by Pcold, the hot terminal is 
represented by Phot, and the ground point of the frame/core is 
represented by G. L1 is the equivalent inductance. Ctt represents 
the coupling capacitance between Pcold and Phot. Ctc1 represents 
the coupling capacitance between Phot and G. Ctc2 represents the 
coupling capacitance between Pcold and G. 
The mathematical transformation can be formulated by 
mapping the three cases to a practical three-terminal equivalent 
circuit in the low-frequency range: 
• Case 1 is represented by the equivalent circuit in Fig. 
12(b), where the ground point and the core are floating 
as well.  
• Case 2 is modeled as the equivalent circuit in Fig. 
12(c), where the ground point is connected to the hot 
terminal, which means Ctc1 is shorted in this case. 
• Case 3 is modeled as the equivalent circuit in Fig. 
12(d), where the ground point is connected to the cold 
terminal, implying that Ctc2 is shorted in this case. 
Consequently, the total equivalent capacitances can be 
obtained as below 
total1 tt tc1 tc 2
total2 tt tc 2
total3 tt tc1
( / / C )C C C
C C C
C C C
= +

= +
 = +
                     (21) 
For the inductors with multi-layer windings, Ctc1 and Ctc2 are 
not equal, due to the different value Ctotal2 and Ctotal3 of inductors 
with a multi-layer structure. Therefore, the capacitances of 
equivalent circuits are unbalanced in cases of the inductor with 
multi-layer windings. It is worth mentioning that the three-
terminal equivalent circuit is obtained mathematically, where a 
negative capacitance may result in the calculation. 
V. MODEL VALIDATIONS 
By using the explicit equations derived from the proposed 
physics-based modeling method, the parasitic capacitances of a 
30 mH MV filter inductor are calculated theoretically based on 
the geometrical structure and material information of the 
researched inductor. The pictures of the researched 30 mH MV 
filter inductor are shown in Fig. 13.  
 
Fig. 13 Pictures of the researched MV inductor 
A. Theoretical calculations 
Based on the derived equations (1)-(21) and physical 
parameters, the lumped turn-to-turn, layer-to-layer, layer-to-
core, and winding-to-winding capacitance, and total lumped 
capacitances for three cases are calculated, which are listed in 
Table III. It is worth to mention that the electrical field energy 
stored between two windings is zero since the voltage potential 
on P1P3 and P2P4 are the same in this case. 
By using the calculated values of the three capacitances for 
three cases presented in Table III, the three-terminal equivalent 
circuit is derived based on (21), which is given in Fig. 14. It is 
worth to mention that the equivalent capacitance between the 
Phot and G is different from the equivalent capacitance between 
the Pcold and G.  
The valid frequency range of the designed MV inductors 
for using the proposed physical-based lumped-parameter model 
is calculated as (22) based on the minimum characteristic 
frequency given in (10), (13), (15) and (17). 
30mH 0
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16.5 cm
27 cm
Ground point
Frame
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Fig. 12 Derivation of the three-terminal equivalent circuit 
schematic. (a) is the schematic. (b), (c) and (d) are the 
representation of three cases with different terminal connections. 
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Table III Total parasitic equivalent capacitance for the three different cases 
Case Description 
Equivalent turn-to-
turn capacitance 
Equivalent layer-to-
layer capacitance 
Equivalent layer-to-
core capacitance 
Equivalent winding-to-
winding capacitance 
Total 
capacitance 
Case1 G is floating 
0.06 pF 45.98 pF 
2.72 pF 
0 pF 
48.76 pF 
Case2 
G is connected to the 
Pcold 
10.86 pF 56.90 pF 
Case3 
G is connected to the 
Phot 
206.5 pF 252.54 pF 
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6.8 MHzf                                   (22) 
 
 
Fig. 14 Three-terminal equivalent circuit for the 
 researched MV inductor 
B. Experimental verifications 
In order to verify the calculated parasitic capacitances of 
the designed inductor, the experimental results are carried out 
in this section. The parasitic capacitances of the three different 
cases are measured directly or indirectly by using a Keysight 
E4990A impedance analyzer and its adapter 16047. The 
measurement principle is based on the auto-balancing bridge 
method [36]. Both measurement methods with and without 
guarding technology are utilized to validate the theoretical 
analysis, where the setup is shown in Fig. 15. The principles 
and measurement processes for these two measurement 
methods are well described in [36].  
Fig. 16 shows the comparisons between the impedance 
measurement using the traditional measurement method, the 
guarding technology, and the theoretically obtained impedance, 
which is derived with the known value of designed inductance 
(30mH) paralleled with the calculated parasitic capacitance. 
The measured parasitic capacitance is obtained with fitting by 
using an equivalent circuit in the impedance analyzer. Fig. 16(a) 
is the comparison between the measured impedance and 
theoretically calculated impedance.  
 
Fig. 15 The impedance measurement setup by using the Keysight 
E4990A and its adapter 16047 
Since the guarding technology is a three-terminal 
measurement method, where each impedance of the equivalent 
three-terminal circuit is measured directly and individually. The 
measured three different capacitances are converted into the 
total equivalent capacitances Case1, Case 2, and Case 3 by 
following (20). The calculated impedance shows good 
agreement with measured impedance at the resonant point 
before the calculated valid frequency range. Fig. 16(b) is the 
comparison between the theoretically calculated impedance and 
converted impedance based on the measurements with the 
guarding method. In Fig. 16, since the damping resistances are 
not modeled in the theoretical calculations and converted 
impedance, both of them have an infinte magnitude at the first 
resonant frequency (FRF). 
The valid frequency range should be much smaller than 6.8 
MHz, which is verified in Fig. 16 as well. The unbalanced 
terminal-to-ground capacitances of inductors with multiple 
244.5 pF 48.9 pF
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(b) 
Fig. 16 Comparisons of the measured and calculated impedance of three cases. a) Based on the theoretical analysis and measurement methods 
without using guarding technology. b) Based on the theoretical analysis and calculations by measurements with the guarding technology 
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layers are also predicted by the proposed modeling method 
according to Fig. 16 since the FRF in Case 2 and Case 3 are not 
equal. 
C. Comparisons and error analysis 
The results calculated by using the proposed modeling 
method and the other two analytical energy-conservation based 
modeling methods are compared with the measurements in 
Table IV.  
It can be found that the two typical modeling methods are 
only valid in Case 1, where the proposed modeling method has 
the least error ts around 2% using the normal measurements and 
15% using the guarding technology. As expected, [18] and [19] 
can only characterize a two-terminal equivalent circuit for the 
inductors. 
In Case 2 and 3, the calculations of using the proposed 
modeling method are close to the measurement results, where 
the maximum errors are 10% with using the normal 
measurements and 15% with using the guarding technology. It 
is worth noticing that the calculations are based on purely 
geometrical input and material parameter estimates and thus are 
not fitted to any measurements. Therefore, the errors are 
acceptable since the absolute value is still in the pF level. 
Multiple reasons might be responsible for the errors: 
• The value of relative permittivity bobbin and coating 
material has a direct impact on results.  
• Geometrical errors might arise from deviations of the 
idealized winding structure in Fig. 1 relative to the 
practical inductor.  
• The assumptions made for simplifying the modeling 
will influence the final results. For example, the 
voltage potential is assumed to be distributed linearly 
on the conductor, which might not be realistic. 
However, these assumptions are compromises 
between the complexity and accuracy of models. 
• The measurement methods can introduce errors to 
themselves. As can be seen from Table IV, the 
maximum error between two different measurement 
results is up to 5%. 
 
VI. CONCLUSIONS 
This paper has discussed a physics-based modeling method 
for calculating parasitic capacitances in inductors with 
considering the ground effects. Instead of using empirical 
equations, a computationally efficient approach to calculating 
the lumped capacitances between the adjacent layers, turns, 
windings, as well as the inner layer and core, has been 
introduced. Furthermore, a three-terminal equivalent circuit has 
been developed, which enables to characterize the capacitive 
couplings between two terminals of inductors and the 
capacitive couplings between the terminal and core. The 
measurements on a commercial MV filter inductor have been 
shown. The results verified the correctness of the proposed 
modeling method, where the unbalanced capacitances between 
the terminals and ground of inductors are revealed.  
APPENDIX 
Derivation of the lumped capacitance when the adjacent 
planes are connected  
a) Lumped turn-to-turn capacitance 
Using a winding with three turns as an example in Fig. a1, 
the voltage potential at P0, P1, P2, and P3 are V1, (2V1+V2)/3, 
(V1+2V2)/3, and V2, respectively. 
 
Fig. a1 Schematic for the lumped turn-to-turn capacitance of three 
turns (example) with linear voltage potential distribution 
The lumped turn-to-turn capacitance is derived according 
to (a1). 
P0 P3P2P1
V1 V2(2V1+V2)/3
3 turns
Cturn_to_turn Cturn_to_turn
(V1+2V2)/3
Table IV Numerical comparisons of parasitic capacitances between the measurements and calculations  
Case 
Calculations 
(Proposed method) 
Calculations 
(method [19]) 
Calculations 
(method [18]) 
Measured capacitance 
(Normal measurements) 
Converted capacitance 
based on the 
measurements with 
guarding method 
Case 1 48.76 pF (Ctotal1) 27.63 pF 43.22 pF 49.9 pF 53.6 pF 
Case 2 56.90 pF (Ctotal2) Not valid Not valid 63.0 pF 67.1 pF 
Case 3 252.54 pF (Ctotal3) Not valid Not valid 230.1 pF 218.9 pF 
Two-terminal 
equivalent circuit 
     
Three-terminal 
equivalent circuit 
 
Not valid Not valid 
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Fig. b1 Schematic for the equivalent lumped capacitance of dual 
windings with linear voltage potential distribution 
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eq_turn-to-turn eq_turn-to-turn_dis
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For general cases considering the winding with m×n turns, 
the lumped capacitance contributed by turns is presented as 
eq_turn-to-turn eq_turn-to-turn_dis2
1
( )
nm
C C
nm
−
=                        (a3) 
b) Lumped winding-to-winding capacitance 
The lumped winding-to-winding capacitance is represented 
by the electrical field energy stored in between the two 
windings. Fig. b1 gives an example to illustrate it. It is found 
that the lumped capacitance is determined by the potential 
difference between the two windings in the efficient area. 
However, the potential is fully determined by the winding 
layout. It is assumed that the potential difference between P1 
and P2 is Δv1, and the potential difference between the P3 and 
P4 is Δv2. n is the number of total turns. (x1 - x2) is equal to (y1 - 
y2) because the voltage potential is distributed evenly in the 
winding. 
The total electrical-field energy stored between the two 
windings are presented as (b1). 
Therefore, the lumped winding-to-winding capacitance is 
obtained according to (b1). 
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=  
(b2) 
If both Δv1 and Δv2 are equal to zero, then Ceq_winding_to_winding 
is zero. 
c) Lumped layer-to-layer capacitance 
The variations of the core potential have impacts on the 
electrical-field energy stored between two adjacent layers since 
the potential of the winding is assumed to be distributed evenly. 
By using the same schematic shown in Fig. c1 as an 
example, the total electrical-field energy between two adjacent 
layers is presented as (c1). 
 
Fig. c1 Schematic for the lumped layer-to-layer capacitance of three 
conducted layers with linear voltage potage distribution 
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  (c1) 
 
The lumped layer-to-layer capacitance is derived according 
to (c2). 
eq_turn-to-turn eq_turn-to-turn_dis
8
27
C C=                      (c2) 
For general cases considering the winding with m×n turns, 
the lumped capacitance contributed by turns is presented as 
eq_turn-to-turn eq_turn-to-turn_dis2
4( 1)
3
m
C C
m
−
=                        (c3) 
d) Lumped layer-to-core capacitance 
By using a winding with three layers as an example, the 
schematic of the winding is shown in Fig. d1. The potential at 
the hot terminal is assumed to be V1, and the potential at the 
Δv2
Δv1
Connect to inner layers Connect to inner layers
V1
V1+(V2-V1)/nm
P1 P2
P3 P4
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First turn of the both windings
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cold terminal is assumed to be V2. Three different cases with 
different voltage potential of core are as follows: 
Case 1: The core is floating. In this case, the core is closer to 
the inner winding, thus the potential of the core is an approach 
to (0+V1/3)/2. 
Case 2: The core is connected to the start point. Therefore, the 
potential of the core is clamped to V1. 
Case 3: The core is connected to the end point. Therefore, the 
potential of the core is clamped to V2. 
The lumped layer-to-core capacitance of the three cases is 
different because of the potential difference between the inner 
layer and core. 
Case 1: 
The electrical-field energy stored between the inner layer 
and core for Case 1 shown in Fig. d1(a) is presented as (d1). 
 
(a) 
 
(b) 
 
(c) 
Fig. d1 Schematic for the lumped layer-to-core capacitance of three 
layers with linear voltage potential distribution on each layer and 
different voltage potential on core. a) Core is floating (core potential 
is (5V1+V2)/6). b) Core is clamped to the hot terminal with V1. c) 
Core is clamped to the cold terminal with V2. 
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By solving (d1), the lumped layer-to-core capacitance is 
presented as  
eq_layer_to_core1 layer-to-core
1
108
C C=                   (d2) 
For general cases of a winding with m layers, the lumped 
layer-to-core capacitance in Case 1 is presented as 
eq_layer_to_cor layer-to-core2e1
1
12
C
m
C =                  (d3) 
Case 2: 
The total electrical-field energy stored between the inner 
layer and core for Case 2 shown in Fig. d1(b) is presented as 
(d4). 
By solving the (d4), the lumped layer-to-core capacitance 
is presented as (d5). 
For general cases of a winding with m layers, the lumped 
layer-to-core capacitance in Case 2 is presented as (d6). 
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Case 3: 
The electrical-field energy stored between the inner layer 
and core for Case 3 shown in Fig. d1(c) is presented as 
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By solving the (d7), the lumped layer-to-core capacitance 
is presented as 
eq_layer_to_core3 layer-to-core
19
27
C C=                    (d8) 
For general cases of a winding with m layers, the lumped 
layer-to-core capacitance in Case 3 is presented as 
2
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m m
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